INTRODUCTION
In communication and radar systems that employ a superheterodyne receiver structure, there are many ways to handle the effects of image noise on the overall system performance. If the receiver topology is based on a high side local oscillator (LO) signal, a simple low pass filter may be used to reject the image noise from downconverting to the intermediate frequency (IF) output. However, if the separation between the input RF frequency and LO frequency is small, or there is overlap in the RF and LO bands, then simple low pass filtering becomes impossible. A similar situation occurs if the receiver topology is based on a low side LO signal.
One very common solution is to use an image reject (IR) mixer that takes advantage of specific phase relationships between the input and output signals to cancel the image contribution. The image reject mixer is attractive because it can tolerate an overlapping RF and LO band and may provide adequate image rejection over a broad IF bandwidth, which is typically limited by the output hybrid coupler. The main disadvantage to the image reject mixer is the increased complexity of the circuit design and need to very carefully balance the two identical mixer cores operating in quadrature. This process can be prohibitively difficult if attempted in module form with external components. Therefore, it is advantageous to integrate many of the necessary components in a monolithic fashion to increase design performance and yield.
This work presents a completely monolithic image reject mixer with high intercept point performance and single-ended ports that operates in S-band with an IF frequency of 495 MHz. Image reject mixers have previously been reported near this frequency range requiring an external combiner to achieve image rejection [1] , [2] or have had low intercept point performance [3] .
II. IMAGE REJECT MIXER DESIGN
The image reject mixer presented in this work is based on the Hartley image rejection topology that requires two mixers used in quadrature to provide the correct phase relationships between the output signal such that the image can be effectively cancelled [4] . In this particular design, the LO and IF paths incorporate the necessary quadrature splitter/combiners rather than the RF and IF paths. Conversion loss is a critical performance parameter in this design, and a broadband quadrature splitter at the RF/LO frequency typically exhibits high insertion loss. Therefore, the quadrature splitter is incorporated into the LO path, and the RF path is driven in phase. The simplified block diagram of the image reject mixer is shown in Fig. 1 and radar system applications. Therefore, the design goals revolve around optimizing conversion loss with a high IP3. Broadband performance encompassing 2-3 GHz is desired with a fixed IF output at 495 MHz. Another critical parameter that makes this design unique is the requirement for fully single ended ports. Many IR mixer designs with outputs in this frequency range will provide an I/Q output, allowing an external quadrature hybrid to be used. However, external part count reduction and reliability were primary concerns in this design. Therefore, the IF quadrature hybrid is integrated onchip. This feature allows for single-ended operation without the need for a physically large, off-chip quadrature combiner. GaAs provides the ability to realize relatively high-Q passive structures (compared to Si or SiGe) due to the low-loss, insulating substrate and available thick metal lines. Finally, the image rejection is required to be greater than 20 dB across the usable bandwidth to reduce the impact of image noise on the overall system noise figure to less than 0.05 dB.
A. LO Active Balun and Differential Amplifiers
An active balun and differential amplifiers (DA) are necessary to convert the single-ended LO signal to differential and provide gain to raise the signal level sufficiently to drive the gates of the mixer FETs. The active balun and differential amplifier topologies are the same, with the exception that the active balun has one of its inputs AC grounded. A standard DA topology is used with a resistive load and current mirror bias. Source follower outputs are used to provide a low output impedance to subsequent stages. Negative feedback modifies the input impedance and increases the stability factor of the various stages. The active balun and differential amplifier provide approximately 12 dB of gain per stage.
The DA stages before the mixer core are optimized for power handling and consume more current. The FETs used in these stages are larger and require an output stability network to realize unconditionally stable operation. The final two stages are driven into compression to limit the effects of input power variation on the overall device performance.
B. Polyphase Filter
A polyphase filter is a passive RC network that can convert an input differential signal into a pair of differential quadrature signals. The choice of the resistor and capacitor values are based on the desired center frequency of operation [5] . A single stage polyphase filter tends to be somewhat bandwidth limited. Therefore, three identical stages are cascaded to improve the phase and amplitude matching over a broader bandwidth. The polyphase network has a high insertion loss, however, and must be compensated by the final DA stages to properly drive the mixer FETs.
The four output signals from the polyphase network are passed to two identical chains of DAs to buffer the polyphase network and provide signal gain to compensate for the high insertion loss of the filter. The DAs on the input and output also serve to buffer the polyphase network from impedance changes that may occur at the LO input or the mixer core since the amplitude and phase balance of the network is highly dependent on maintaining a stable source and load impedance.
C. Mixer Core
The mixer core consists of two identical resistive FET doubly balanced rings. The resistive FET topology is chosen due to its superior linearity performance [4] . The two mixers are driven in quadrature by the dual differential output signals from the LO DA chain. The phase and amplitude balance of these signals is critical to achieving good image rejection. Special care is taken to ensure that the effective path lengths are kept the same for all routes.
The choice of device size is important when considering the conversion loss, input impedance, drive power requirements, and linearity. A circuit level optimization performed on a single mixer core showed that the optimal device size that meets the desired specifications is a 200 µm FET (4x50 µm). Depletion mode FETs (DFET) are used due to their improved switching performance compared to the enhancement mode FET (EFET) in the production process. The DFET has a larger threshold voltage allowing for greater power handling. The DFET device requires a negative gate bias near pinchoff such that the LO input signal can swing the gate voltage above and below threshold, effectively using the FET as a switch between an "on" and "off" state. A negative DC gate bias is generated from the positive and negative supply required for this chip.
D. RF Balun
A passive transformer approach is used for performing the single-ended to balanced transformation in the downconversion path due to the linearity requirement. A passive structure can achieve much greater linearity when compared to an active balun. A transformer can also easily be integrated on-chip.
The line width, spacing, turns ratio, and electrical size affect the performance of the balun. A transformer can be designed to have superior amplitude and phase balance over a broad bandwidth. In this design, the software program ASITIC is used to generate a first pass topology based on the necessary impedance transformation. The design incorporates a center tap on the secondary so that it can be DC grounded, which is necessary for improving the amplitude/phase balance and proper operation of the mixer core. The full transformer, including substrate via, is simulated in Zeland's IE3D EM simulator using thick metal conductors to more accurately account for edge coupling effects critical to predicting the performance of tightly coupled structures. Input and output capacitors are used to optimize the performance of the balun over the band of interest [6] .
E. IF Balun
The IF balun design is similar in nature to the RF balun. In this case, the design is optimized over an IF band from 100 MHz to 1 GHz, which causes the physical size to increase. However, the integration of the IF balun on-chip reduces overall system complexity by eliminating the need for external components, and the monolithic implementation is smaller and more reliable than its off-chip counterpart. There is a choice between using a pair of quadrature combiners at the IF output to convert the four IF signals to a differential signal or using a pair of transformers and a single quadrature combiner. A single quadrature combiner is used in this design since the performance of the IF balun is more repeatable and less sensitive to circuit variations. Therefore, the number of highly sensitive components is reduced.
F. IF Quadrature Hybrid
The output of an IR mixer is commonly an I/Q signal pair, and the quadrature combining occurs either off-chip or digitally. A single IF output is desired to reduce overall system complexity since the intended application requires single-ended filters for selectivity. There are many techniques to create a quadrature combiner, such as the branchline and Lange coupler. These topologies are based on transmission lines that are an appreciable portion of a wavelength, typically λ/4, which makes these techniques impractical to implement on-chip in the 495 MHz frequency range.
Another technique is to use the lumped element equivalent of the quadrature hybrid that is based on a pair of coupled inductors and capacitors [7] . The coupled inductors are realized with a transformer in this design. The number of turns and line spacing are chosen to optimize the quadrature performance at the IF frequency. The drawback of the lumped element technique is it is typically band limited. Stages can be cascaded similar to the polyphase filter, but the physical size would be too large to consider for this application. The realized single stage performance provides acceptable results over a 400-1000 MHz bandwidth.
III. LAYOUT AND FABRICATION
Careful attention is paid to layout symmetry for all RF paths in the circuit. The LO DA chain is composed of identical circuits with equal length routes to the mixer core. The RF and IF paths from the mixer core are similarly routed keeping line lengths identical. Any differences in line lengths affect the amplitude and phase balance, which degrades the overall image rejection performance of the mixer.
The chip is fabricated in TriQuint Oregon's 0.5 µm GaAs pHEMT process with an f T greater than 27 GHz. The die size is 3.5 mm x 3.5 mm with an overall chip area of 12.25 mm 2 . A die photograph is shown in Fig. 2 .
IV. MEASUREMENT RESULTS
The circuit operates from a +3.6 V and -3.6 V supply and draws 149 mA and 1 mA, respectively. The majority of the positive current is consumed by the LO differential amplifier chain. All measurements shown are conducted on-chip using RF probes.
The conversion loss and image rejection are measured using a signal generator and spectrum analyzer. The swept RF/LO results with a fixed 495 MHz IF output are shown in Fig. 3 . The RF and LO drive levels are -20 dBm and -25 dBm respectively for all measurements. The conversion loss is less than 12 dB in the 1 to 4 GHz band. The image rejection remains greater than 20 dB from approximately 1.2 GHz to greater than 4 GHz.
The IF bandwidth is measured at a fixed LO frequency of 3 GHz and a swept RF/IF frequency with results shown in Fig. 4 . The image rejection is greater than 20 dB at IF frequencies from 400 MHz to greater than 900 MHz. The maximum image rejection occurs near 500 MHz at the optimized frequency of the IF quadrature hybrid. The conversion loss remains fairly constant over a broad range of IF frequencies.
The return loss at the three mixer ports is measured using a vector network analyzer. The RF and LO port measurement results are shown in Fig. 5 , while the IF port results are shown in Fig. 6 . The return loss at the LO port is greater than 20 dB over a broad bandwidth. The return loss at the RF port is greater than 8 dB from 1.2 to 3.6 GHz. The IF port return loss is greater than 10 dB from 160 MHz to beyond 1000 MHz.
The input power compression is measured by sweeping the RF signal power and measuring the conversion loss of the mixer. The input P 1dB point is calculated and plotted versus frequency in Fig. 7 . The broadband frequency domain response at the IF output of the mixer is shown in Fig. 8 with an input frequency of 2.5 GHz and a fixed IF of 495 MHz. The RF and LO ports are driven at -20 dBm and -25 dBm, respectively. The RF-to-IF isolation is greater than 40 dB. The LO-to-IF isolation is only 12 dB, but the LO path contains considerable gain to properly drive the mixer core. A simple low pass filter can be used to reduce this signal level and could be integrated into a future version of this RFIC.
The two-tone intercept point performance is measured at an input center frequency of 2 GHz and tone spacing of 500 kHz. The output IP3 is 11.5 dBm, as shown in Fig. 9 , corresponding to an input IP3 of 20.3 dBm.
V. CONCLUSION
A high performance, single-ended, fully on-chip image reject mixer is designed and fabricated.
This design incorporates the necessary baluns and quadrature networks to combine the output signals for proper image rejection. The image rejection is greater than 20 dB across the 1.3 to 4 GHz bandwidth with a fixed IF output of 495 MHz. The input and output matching is better than 10 dB over a broad bandwidth. The input 1 dB compression point of the mixer is approximately 10 dBm with an average conversion loss of 10 dB making it suitable for use in high dynamic range applications requiring image rejection in the receiver.
